



# Session 4b: Design Requirements for Multicore Reconfigurable Platforms

The future of architectural design

for embedded platforms

13.10.14 PSP FPGA Symposium

Monday October 14th 2013 Congrescentrum Het Pand, Onderbergen 1, 9000





www.psp-fpga.eu

UNIVERSITEIT

Carlos Valderrama carlos valderrama@fpms.ac.be Electronics & Microelectronics Department [SEMi] Mons University [UMons] Mons, Belgium

14/10/2013

## **Moore's Law Evolution**

#### **Continuously increasing number of transistors per chip**

- Scaling problems with ASICs<sup>3</sup>: the best cost/performance in high-volume products but increasing development /verification costs
- Static power increases with process scaling: Smaller silicon geometries result in increased leakage currents resulting in higher static power
- Dynamic Power increase: voltage scaling flattening around 1Volt
- Increasing demand of bandwidth requirements while reducing cost and power: FPGA vendors have progressed from previous silicon processing technologies to 28 nm to provide the benefits of Moore's Law
- FPGAs move to latest process very early: Foundries use FPGAs as process drivers. Regular structures help shake out systematic FAB issues.
- MPSoC<sup>2</sup>: from fat/complex cores to multi-core architectures and multi-core programming. SMP Symmetric Multiprocessing multithreaded architectures, SIMDs and MPPAs Massively Parallel Processor Arrays.
- Era of GPU computing<sup>1</sup>: thin cores in large quantity. CPU has exhausted its potential.

<sup>1</sup> Chien-Ping Lu, nVidia, 2010
 <sup>2</sup> P. Paulin, Towards Multicore Programming, 2011
 <sup>3</sup> LaPedus, 2007





### **Core's Law**

#### Cores in SoC products: 2x every 2 years (embedded SoC)

- Parallelism: from sequential programming to parallel (a huge leap forward<sup>1</sup>)
- Derivative: from processing elements to clusters of configurable cores & customizable tiles. Domain oriented.
- **Scalability**: From **bus interconnection** to **NoC**. More resources and performance.



<sup>1</sup> P. Paulin, Towards Multicore Programming, 2011

Session 4b: Design Requirements for Multicore Reconfigurable Platforms



### **Core's Law Evolution**

#### Multi-processor SoC: Scalable Tile

- Multi-core fabric: regular and heterogeneous platforms (CISP & RISP)
- Component-based Programming Models: Higher productivity & platform independence



<sup>1</sup> P. Paulin, Towards Multicore Programming, 2011





# ARTEMIS in 2006 Multicore Processing

**ARTEMIS:** Advanced Research & Technology for **Em**bedded Intelligence and **S**ystems

**MPSOC**: on-chip clusters of **concurrent heterogeneous distributed** functionality

- Roadmap:
  - Reference designs and architectures,
  - Seamless connectivity and middleware and
  - System design methods and tools
- Transparency: platform abstraction for SW designers (from application to HW layers)
- Parallel programming languages: evolution of C-based programming paradigms
- Portability: addressed by middleware layers

Multicore Processing and ARTEMIS - An incentive to develop the European Multiprocessor research, 2006

Session 4b: Design Requirements for Multicore Reconfigurable Platforms





# ARTEMIS in 2006 Requirements

- Application: unified models that capture concurrency will enable efficient and flexible mapping onto various platforms. Decomposition into tasks and concurrent composition at run-time. Performance constraints: throughput, power, size, etc.
- System: self-organization. Self-awareness or context-awareness (user demands or environment). Versatility, adaptability, responsiveness.
- SW: concurrent paradigms evolution towards the multiprocessor approach.
   Compiler technologies covering firmware layers (adaptability, static/dynamic, recompilation, reconfiguration, replacement, repairing).
- HW: provision of abstraction (transparency, re-utilization, adaptation at application requirements), granularity, dynamic reconfiguration and standardized access to resources
- **Tools**: systematic support for **concurrency**, **synchronization**, communication, global time representation, consistency of **shared data structures**

Multicore Processing and ARTEMIS - An incentive to develop the European Multiprocessor research, 2006

Session 4b: Design Requirements for Multicore Reconfigurable Platforms





## Embedded Requirements



TOPADS "high performance energy efficient multicore embedded computing", 2012



UMONS Université de Mons

MONS

# Embedded Requirements

#### Architecture

□ Heterogeneous CMP, Tiled multi-core, Composable multicore

- □ Transactional memory, Cache partitioning, cooperative caching
- Interconnect topology

#### Middleware

□ Hyper-threading, Helper threading

#### Software

Data forwarding, task Scheduling, task Migration

TOPADS "high performance energy efficient multicore embedded computing", 2012

Session 4b: Design Requirements for Multicore Reconfigurable Platforms





# ARTEMIS in 2006 Requirements

<ul> <li>System developers (application)</li> <li>Algorithm modeling</li> <li>Concurrency extraction</li> <li>Execution scenarios</li> <li>benchmarks</li> </ul>	<ul> <li>SW Frameworks</li> <li>OS</li> <li>Compilers</li> <li>Scheduling</li> </ul>	<ul> <li>SW Firmware FW+</li> <li>OS+ (platform aware)</li> <li>Compiler+ (platform aware) SC+</li> <li>Reconfig policies</li> <li>Middleware</li> <li>Drivers DR</li> <li>Scheduling (time+space)</li> </ul>	<ul> <li>HW technology providers</li> <li>Platform frameworks</li> <li>Placement</li> <li>Reconfiguration</li> <li>Scaling</li> <li>Communication</li> </ul>
Matlab, SystemC, etc APP1 Standa excha	Ard C++ Stand Java	lard ange $CS+$ Stan $DR$ $FW+_1$ exch $SC$ $DR$ $FW+_2$ Stan OR $OR$ $OR$ $OR$ $OR$ $OR$ $OR$ $OR$	dard ange dard dard
E APPn Contraction	Others	DR FW+n exch	MPSOC <sub>n</sub>

Multicore Processing and ARTEMIS - An incentive to develop the European Multiprocessor research, 2006

Session 4b: Design Requirements for Multicore Reconfigurable Platforms





### **FPGA Status**

#### Field Programmable Gate Array

 Two-dimensional array of programmable logic elements connected with programmable switches

(connections)

- Latest IC technology: always in synch with latest available technology (from 130 nm to 40 nm, 28 nm). High volume production.
- Prototype oriented: re-programmable hardware (one FPGA can serve every customer). Path to ASIC (RTL programming, IP providers). Lower project cost (No NRE).
- FPGAs/ASIC ratio of silicon area<sup>1</sup>: on average 20-40x area and 9-12x power (circuits with only combinational logic and flipflops). Otherwise Structured ASICs (one time mask programmable (HardCopy, EasyPath, eASIC).







#### Customization/Specialization/Increased granularity/Area-efficient and lowest system latency

- Complex and specialized new features: logic elements, RAM. Embedded multipliers. High throughput DSP.
- Domain-specific architectures: high-speed serial IO and memory interfaces.
   Hard IP. Increased performance: PCIe Gen3x8. 40G/100G Ethernet hard IP variants.
- Reconfigurable interconnections: NoC
- Additional processing capabilities
- Software in the flow: Processor + FPGA. Preserves processor integrity (both concentrate on their respective product differentiators)
- Partial Reconfiguration
- Lowering cost and power: Embedded HardCopy Blocks (65% reduction in power and 2x performance improvement versus soft logic), Programmable Power, Physical Synthesis for Timing





#### **FPGA Fabric**

- Embedded multipliers & high throughput DSP
- Programmable regions
- I/O & clock distribution
- **Distributed memory**



Platforms

#### **FPGA Fabric**

- Embedded multipliers & high throughput DSP
- Programmable regions
- I/O & clock distribution
- Distributed memory





Altera Stratix

phase-locked

 Devices with 28-Gbps transceivers. Integrated power-efficient transceivers capable of 28 Gbps and increase system performance by 50%. 66 transceivers capable of 12.5 Gbps and 6 x72 800-MHz DDR3 interfaces.



#### **FPGA Fabric**

 Altera's Stratix V<sup>®</sup>: Bandwidth and performance. Higher bandwidth requirements while meeting cost and power budgets.



POLYTECH MONS

Université de Mons

#### **FPGA** Fabric

- Altera's Stratix V<sup>®</sup> : Bandwidth and performance. Higher bandwidth requirements while meeting cost and power budgets.
- Highest system integration: Embedded HardCopy® Blocks and integrated hard intellectual property (IP) in transceivers and core. PCI Express Gen3 and 40G/100G Ethernet. High-performance, high-precision DSP. Enhanced logic fabric with 1,100K LEs, 53 Mb RAM, and 3,680 18x18 multipliers.

Variable-Precision

Enhanced ALM & Routing

- Flexibility: Fine-grained partial reconfiguration (core) and dynamic reconfiguration (transceivers) for multiprotocol client support and configuration via PCI Express (CvPCIe).
  - HardCopy Block 12.5-Gbps/28-Gbps
- Power: Reduce total power by 30% compared to previous-generation devices.

DIMM

Platforms

#### **FPGA Fabric**

Altera's Stratix V<sup>®</sup> : domain/application oriented architectures.

- Variants/Families: A distinct set of features optimized for diverse applications:
- Ultra-high bandwidth and performance 40G/400G Apps: 28-Gbps tranceivers
- High-performance high-bandwidth Apps: 12.5-Gpbs tranceivers + backplanes + optical modules).
- High-performance, variable-precision digital signal processing (DSP) apps: 12.5-Gpbs tranceivers + backplanes + optical modules .
- ASIC prototyping: 1M Logic Elements (LEs) + highest performance logic fabric.





#### Interconnection architecture

- Internal data & logic connections
- Global & local interconnections (Asynchronous & Synchronous)
- Data transport lines: wire segment + connection box
- Programmable Switch boxes: data/logic connection



#### Interconnection architecture

- Network topology with separated networks: command/service and response/transport.
- Higher concurrency and lower resource utilisation.







#### Interconnection architecture

- Protocol stack: transaction/transport layer & packet encapsulation.
- Independent layer design and optimization: Altera's Qsys interconnect<sup>1</sup>





#### **Design Platforms**

- Xilinx Extensible Processing Platform Zynq<sup>™</sup>-7000
- Increasingly <u>complex functions</u> and exploding demand for <u>signal-processing</u> <u>performance</u>.
- Reducing costs through hardware and software design reuse across <u>a common</u> <u>platform for multiple products</u>.
- Size, power, throughput and cost advantages in <u>a flexible</u> <u>single-chip architecture</u>.
- Xilinx 7 series <u>programmable</u> <u>Logic</u>.
- A defined <u>SW programming</u> <u>Model</u>.





#### **Unified Design Flow**

- Xilinx Extensible Architecture
- <u>Software-centric development flow</u> with parallel hardware design.
- <u>Operating Systems</u>: Linux, VxWorks
   + uC-OSII MiCrium.
- <u>Processor system</u>: caches, memory controllers, and peripherals (dynamically reconfigurable) available at power-up.



AMBA (advanced microprocessor bus architecture)

http://www.xilinx.com/support/documentation/white\_papers/wp369\_Extensible\_Processing\_Platform\_Overview.pdf

Session 4b: Design Requirements for Multicore Reconfigurable Platforms





#### The highest performance available for embedded systems

 "Without further improvements from architecture, performance increases have dropped sharply to about 20% per year." 1

#### The best cost/performance in high-volume products

"Since 2003, development cost has been the limiting factor to actual ASIC design size, not available gates, causing a Hardware Design Productivity Gap." <sup>2</sup>

#### Verification prior tape-out is mandatory

 "Verification cost goes up much faster than design size. Doubling the number of gates doubles the work per cycle, but also as much as doubles the number of verification cycles needed to cover all the possible gate-to-gate relationships." <sup>3</sup>

#### Serial software model

"No one knows how to design a 15-GHz processor, so the other option is to retrain all the software developers." <sup>4</sup>

<sup>1</sup> M. Butts, Multicore and Massively Parallel Platforms and Moore's Law Scalability, 2008.

<sup>2</sup>G. Smith, The Crisis of Complexity, Dataquest DAC Briefing, 2003

<sup>3</sup> J. Hennessy & D. Patterson, Computer Architecture: A Quantitative Approach, 2006.

<sup>4</sup> P. Magarshack, Improving SoC Design Quality through a Reproducible Design Flow, 2002







#### **Productivity increase**

- Abstraction level: RTL (transistors and gates) + ESL (system-level)
- High Level Languages: hardware (SystemC and HDLs) and software (serial software model)
- EDA/ESL tools: verification, validation, synthesis (partition, synchronization)

#### **Power consumption**

Power management: frequency, voltage, technology.

#### **Flexibility**

1

- Regularity: communication, interconnection, components. Data very densely structured in irregular and unpredictable ways.
- Software degree of freedom: SDR, evolution of standards

#### High-performance embedded systems aimed at streaming media

 Data flowing continuously at gigabytes per second processed in real time. <u>Streaming</u> <u>applications</u> such as video codecs, software-defined radio (SDR), real-time sensor processing or image recognition.



#### ASSP (Application Specific Standard Product)<sup>1</sup>

- TI OMAP 4. Targets smart phones and mobile internet devices. Low leakage 45 nm process technology. Supports full 1080p multi-standard HD video.
- Dual SMP processor: 2 ARM Cortex-A9 cores (720 MHz and 1 GHz) + NEON multimedia extensions.
- Programmable video engine (TI IVA3) programmable C64x DSP core + video codec accelerators.
- Graphics engine: Imagination Technologies' POWERVR SGX540.
- Image signal processing: TI ISP.
- Audio backend engine: TI ABE.



POLYTECH

MONS

<sup>1</sup> Texas Instruments OMAP 44x family, 2009.

Session 4b: Design Requirements for Multicore Reconfigurable Platforms



#### SMP (Symmetric Multiprocessing)<sup>1</sup>

- Symmetric multiprocessor: each processor has similar access to a common memory space
- Multiple processors are connected to shared memories



25

#### SMP (Symmetric Multiprocessing)<sup>1</sup>

 The SMP programming model has task-level and thread-level parallelism (separate threads of execution, and explicit manage of data sharing and synchronization among the threads).



#### SMP (Symmetric Multiprocessing)<sup>1</sup>

- Each processor has its own single or multi-level cache, connected through an interconnect to other processor caches, main memory and external devices.
- An on-chip packet-switched network (i.e. switch fabric) provides direct communication paths. Communication paths and switches are shared.



#### SMP (Symmetric Multiprocessing)<sup>1</sup>

Raw Tiled Processor: 16 scalar cores. 4 mesh networks (2 static + 2 dynamic I/O devices wormhole communication). Message passing communication.



Session 4b: Design Requirements for Multicore Reconfigurable Platforms



#### SMP (Symmetric Multiprocessing)<sup>1</sup>

 Raw Tiled Processor: Processor pipeline. 8-stage pipeline. 2-cycle integer mul. 4-cycle FPU. A RISC processor per tile.



#### SMP (Symmetric Multiprocessing)<sup>1</sup>

Raw Tiled Processor: Static router. Single cycle latency. Mapping fine-grain ILP across tiles.



#### Multicore Fabric - Platform 2012 ST RISP

- Massively parallel array of clusters (configurable cores + optional Hw processing elements) and memories
- GALS interconnection (Globally Asynchronous Locally Synchronous)
- Globally distributed memory
- Locally shared memory
- Requires a programming model mapping
- control and audio/video applications

[FPU]

[Bit-Stream

Processing]

**[VECx** 

extension]

STxP70

[config I/S]

OCE



- Up to 32 Clusters
- Async NoC (GALS)
- 1-16 configurable cores
- Optional Hw PEs
- 100 GOPs to several TOPS

<sup>1</sup> P. Paulin, Towards Multicore Programming, 2011

Session 4b: Design Requirements for Multicore Reconfigurable Platforms



Switch

box

#### Single Instruction Multiple Data (SIMD)<sup>1</sup>

- Multiple data paths controlled by a single instruction stream
- Single-chip forms: graphics processing units (GPU), IBM's Cell processor, and Stream Processing, Inc.'s Storm DSP.



<sup>1</sup>NVIDIA GeForce 8800 unified shader architecture, 2006

Session 4b: Design Requirements for Multicore Reconfigurable Platforms



Instruction Cache

POLYTECH MONS

Université de Mo

Warp Scheduler

Dispatch Unit

Warp Schedule

**Dispatch Unit** 

#### Single Instruction Multiple Data (SIMD)<sup>1</sup>

- NVIDIA CUDA (Compute Unified Device Architecture)
- General purpose graphic processing units functioning as parallel processing engines (stream processors - over 120 handling single tasks).



Session 4b: Design Requirements for Multicore Reconfigurable Platforms

#### MPPA (Massively Parallel Processor Array)<sup>2,3</sup>

 MIMD (Multiple Instruction streams, Multiple Data) architecture, distributed memory accessed locally (not shared globally)



#### **MPPA (Massively Parallel Processor Array)**<sup>1</sup>

- A massively parallel array of CPUs and memories, interconnected by a 2D Mesh configurable interconnect of word-wide buses
- High throughput embedded system with low cost, power efficiency, and deterministic behavior



<sup>1</sup>M. Butts, *Multicore and Massively Parallel Platforms and Moore's Law Scalability, 2008* Session 4b: Design Requirements for Multicore Reconfigurable Platforms



#### Parallel Platform Characteristics for Embedded Applications<sup>1</sup>

- Suitability: How well-suited is its architecture for the full range of highperformance embedded computing applications?
- Efficiency: processors' potential performance achieved? Energy and cost?
- Development Effort: architecture, programming and debugging effort?

Key elements in parallel computing are how the programming model handles inter-processor communication and synchronization:

- Communication: how easily can processors pass data and control from stage to stage, correctly and without interfering with each other?
- Synchronization: how do processors coordinate actions with one another, to maintain the correct workflow?
- Scalability: as Moore's Law continues its march, will the hardware architecture and application development effort scale up to a massively parallel system of hundreds or thousands of processors?



#### Parallel Platform Characteristics for Embedded Applications<sup>1</sup>

	SMP	SIMD	MPPA
Suitability	Limited (GP)	Limited (scientific)	Good (Embedded)
Efficiency	Poor (expensive comm.)	Poor (only regularity)	Good (very flexible)
Development	Poor (multithreading)	Poor (only regularity)	Good (testable & reliable)
Communication	Poor (cache)	Good	Good (direct)
Syncronization	Poor	Good (single thread)	Good (built-in)
Scalability	Poor	Poor (only data flow)	Good (both Hw/Sw)

<sup>1</sup> M. Butts, *Multicore and Massively Parallel Platforms and Moore's Law Scalability, 2008* Session 4b: Design Requirements for Multicore Reconfigurable Platforms

37



#### Massively parallel processors: Who's still alive?<sup>1</sup>

Company	Product	Comments		
Ambric	AM2000 family-344 Processors	Was shipping video chips, but backing dried up		
Aspex Semiconductor (U.K.)	Linedancer 4,096 Processors	Silicon killed; now marketing IP for video		
BrightScale	BA 1024 Video Processor	Was Connex Technology; now marketing IP		
ClearSpeed Technologies	Multithread 96-element array processor	Now selling as subsystems		
Coherent Logix, Inc.	hx2100 HyperX-based DSP	Still in development		
CPU Technology, Inc.	Acalis7 Field-Programmable MultiCores	Actively marketing		
Element CXI	Reconfigurable Array	Showing silicon-actively marketing		
Elixent/Panasonic (U.K.)	D-Fabrix Array	Now Captive; status unknown		
IMEC (Belgium)	ADRES: Coarse Grain Array for VLIW's	Licensable IP, actively marketing		
Intellasys	Scalable Embedded Array 24 processors	Actively marketing		
IP Flex (Japan)	DAP/DNA-955 16-bit processors	Now shipping for video		
MathStar	Field Programmable Object Array	Out of business		
Motorola Labs	Reconfig. Streaming Vector Processor	Development ceased		
NEC (Japan)	Dynamically Reconfigurable Logic Engine	Development appears to have ceased		
PACT XPP Technologies	XPP 3C-64 processors	Actively marketing IP		
PicoChip Designs (U.K.)	picoArray Massively Parallel Array	Shipping in volume		
Plurality (Israel)	Hypercore Processor: 16-256 cores	In Development		
Rapport Inc.	Kilocore KC-256 with 256 processors	Appears to have folded		
Recore (Netherlands)	Montium Tile Processors	Licensable IP-status unknown		
Silicon Hive (Netherlands)	Moustique Block Accelerators	Licensable IP-actively marketing		
Stream Processors Inc.	Storm-1 Family-80 32-bit ALUs	Surveillance Video-actively marketing		
Tabula	Unannounced	In Stealth Mode		
Tilera	TilePro36 & 64	1st generation now shipping		

<sup>1</sup> K.Williston Massively parallel processors: Who's still alive?, 2009

Session 4b: Design Requirements for Multicore Reconfigurable Platforms



Architectures	<b>Computing</b> Performance	Flexibility	Power Consumption	Compilation Time	Application Development Time

#### General research question:

Can we improve the existent solutions in order to obtain a flexible architecture for image processing that can meet real-time performance with low power and low compilation & development times?



### **Architecture Considerations**

- Platform-based design: generic infrastructure (flexible) + dedicated co-processors or accelerators
- Derivative design: remove and keep only what is required
- Multi-core regular (+ shared memory): flexible + easy to use
- Multi-core irregular (heterogeneous or hybrid): dedicated + performance
- □ Parallel Pipeline: FPGA alternative
- Offload Code: SW alternative
- Shared Memory: slow but flexible
- Tools: from sequential to multithread + ESL + HLS + LS



## **Platform-based design**

#### Single Core: standard processor + FPGA (accelerator)

- Standardization due to High level tools & languages (gains in design workflow)
- □ ILP & loop-level parallelism (CISC & accelerators), VLIW (bundle), TLP (RISC)
- □ SW flexibility: reuse existing code + libraries
- SW common bus & standard I/O
- **Extendibility** due to dedicated HW
- □ SW to **HW code migration**
- □ HW determinism & reliability
- □ HW performance + energy efficiency
- □ SW instruction set extended (custom algorithms)
- □ HW **basic interface** (protocol, FIFO, synchronization)
- □ Not parallel nor scalable (go for modular tile-based architectures)





## **Multi-core**

#### Regular

- □ Scalability
- □ Equal processing power & complexity (Amdahl+Gustafson)
- Processors optimal execution reducing program's critical path
- □ Sequential parts slow down overall performance
- □ An intensive task will not receive additional resources

#### Irregular

- Heterogeneous processing power
   & complexity (Pollack: performance roughly proportional to the square root of complexity increase)
- Higher performance for sequential tasks
- Balanced critical path



### Pineline



# **Pipeline**



Université de Mo

#### A large program partitioned and each piece assigned to a stage in the pipeline

- Each stage does its portion and then hands the packet on to the next stage
- A stage will have as many parallel engines as required to meet throughput requirements
- □ Each engine in the stage will execute an identical program on a different packet
- Particularly well suited to packet-processing data-plane applications
- Load-balance: programmable & reconfigurable PEs (Processing Elements)







# Fork & Merge: pipelines may need to fork and merge, which allows multiple pipelines to take on different tasks

- **Routing**: many applications will require more than a simple pipeline (fork & merge)
- Load-balancing considerations: when a packet needs to be sent to one of two ports
- Reconfigurable processing elements: stages are fed by a queue of tasks to be executed
- □ An OS is not needed to schedule tasks
- Private/local memory
  IPv4 Fincapsulation
  Port 1
  Decapsulation
  Port 2
  IPv6
  [1] Building Blocks Simplify Multicore in FPGAs, B. Moyer, Chip Design Magazine, 2007



#### config. bus P<sup>2</sup>IP Data Path Control Path Config. **P<sup>2</sup>IP** Architecture Interface P<sup>2</sup>IP Controller Flexible: programmable request ready Global synchronization en DP en SS **Global clock** Frame Source Global memory P<sup>2</sup>E 1 P<sup>2</sup>E 2 $P^2E n$ RGB to Gs Gs to RGB **Regular** pipeline P<sup>2</sup>E P²E cfg P<sup>2</sup>E Architecture

- Custom IP
- Dedicated local memory
- **Reconfigurable interconnection**
- Irregular pipeline



[2] Reconfigurable low-latency architecture

for real-time image and video processing, P. Possa, PhD Thesis, Umons, Belgium, 20013





request v\_sync

Frame

Sink



**Reconfigurable interconnection** 

[2] Reconfigurable low-latency architecture for real-time image and video processing, P. Possa, PhD Thesis, Umons, Belgium, 20013

Session 4b: Design Requirements for Multicore Reconfigurable Platforms



### **Shared Memory**

Available memory: If shared memory is required, it can be built out of the internal (raw RAM) or external memory

- Required memory: the application determines whether shared memory is needed as well as which engines need to access it
- Bus arbitration: access to shared memory is a critical element for ensuring high performance
- □ Latency: because memory latency has a huge impact on throughput, each access must be as fast as possible



### **Shared Memory**

#### Memory access design patterns



- Arithmetic Functions
  - Multiplication, addition...
- Logic Functions
  - AND, OR...
- Testing Functions
  - Threshold, less-than, grater-than...
- Linear Filters
  - Sobel, Gaussian, mean...
- Rank Filters
  - Max, Min, Median.
- Mathematical Morphology
  - Erosion, Dilation...
- Background Subtraction
- Motion Detection
- Optical Flow



Université de Mons

50

### **Offload Code**

Tradeoffs can be made between performance, flexibility and the number of processors required

#### Software (SW) provides flexibility

- Portions of the application that are susceptible to change or extension should be left in software
- Hardware (HW) provides processing power
  - Well-established portions of the code (especially compute-intensive ones) can be offloaded to an accelerator (HW)



[1] Building Blocks Simplify Multicore in FPGAs, B. Moyer, Chip Design Magazine, 2007



### **Offload Code**

By adjusting the amount of code reduced to hardware (FPGA or IP), tradeoffs can be made between performance and flexibility

But you still need ...

- Accelerators (HW Offload FPGA) can be created using any registertransfer-level (RTL) logic
- □ Wrappers required to interface the processor (I/F)
- Synchronization of Operation/Data is required (wait, hands off...)





The enormous range of possibilities of heterogeneous multicore systems makes it difficult to join the easiness to program of homogeneous systems and the performance and power savings of heterogeneous multicores

[2013 Automatic Design Exploration Framework for Multicores with Reconfigurable Accelerators]

- General purpose computing: profit from standard tools and languages for application development
- SW High-level tools: a standard architecture profit from mature and optimized high-level tools (POCC, Par4All, openMP, MPI, CUDA)
- ESL (Electronics System Level Design Tools): Xilinx AutoESL, Altera Qsys, ROCCC, CatapultC, NI LabView
- □ HW Higher-level tools: not just sequential but multicore and distributed architecture design



### OSCAR: Optimally SCheduled Advanced multiprocessoR

#### Multicore architecture:

- GPP (OpenSPARC-based ) cores with
- HW tightly-coupled reconfigurable accelerators (run-time reconfigurable FU application-specific)









Cofluent Studio: SystemC transactional models from graphics to standard C multi-OS, multi-core systems



Cofluent Studio: SystemC transactional models from graphics to standard C multi-OS, multi-core systems



#### FCUDA: Compilation of CUDA kernels onto FPGA $^{1}$



#### **ST Platform 2012 Tools stack**



**POLYTECH** 

Université de Mons

MONS

Session 4b: Design Requirements for Multicore Reconfigurable Platforms

59

#### ST Platform 2012 Tools stack



<sup>1</sup> P. Paulin, Towards Multicore Programming, 2011

POLYTECH

MONS

#### ST Platform 2012 Tools stack



Université de Mons

Session 4b: Design Requirements for Multicore Reconfigurable Platforms

61

### Conclusion

#### **Efficient Architectures Evolution**

- Portable and scalable implementations. Heterogeneous & homogeneous architectures. Multicore + Reconfigurable interconnections.
- Power consumption ahead of devices concern: Energy costs and green requirements for portable, telecom and home devices.
- More Hard blocks: power, area and speed improvement. FPGA dominates reconfigurable flexibility but at a high silicon price (prevent broad adoption).
- Generic: processors, switch fabric, datapath operators. Dedicated/Specific: RAM, PLL, DSP. Power favors: power reduction vs. soft logic and lower static power (when not used)

#### Programmable platforms

- FPGA strategy + multi-core approach adoption: FPGA concepts, trends and roadmaps driving new technology and raising competition
- Standards: keep market interest, evolution and interoperability (even with unconventional technology)



### Conclusion

Multimedia and telecommunication applications demand software performance

 Sequential software migration. Need for parallel programming to harness multi-core architectures. Parallel programming model and common patterns to capture resources/architecture requirements. Compelling parallel applications. Program efficiency.

#### **Raising Design Abstraction**

- Programmable + Reconfigurable concepts: FPGAs use is mainly restricted to hardware engineers (productivity issue: HDL centric design).
- Software-like design flow: including APIs, GPPs, drivers and high performance libraries.
- Streaming programming languages (including parallel programming concepts).
- Programming models: higher productivity, increased platform independence, multiple objectives

